trapping effects in silicon nanowire arrays improve optical absorption properties relative to thin films. 4 Finally, scalable processing methods such as chemical vapor deposition (CVD) can be used to grow nanowires on cheap substrates over large areas, potentially reducing the manufacturing cost.
At General Electric Global Research, we recently used CVD to synthesize silicon nanowire arrays on stainless steel foil using a suitable diffusion barrier (see Figure 1 ). We used a unique, scalable method to fabricate a large-area photoactive p-n junc-
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tion conformally around the nanowires. We deposited amorphous silicon using plasma-enhanced chemical vapor deposition, a process commonly used in the electronics and solar industries. While the efficiency of the devices is low (∼0.1%), we showed a promising photocurrent density (∼1.6mA/cm 2 ) and broadband quantum efficiency response. The devices also exhibited the expected performance enhancement in optical properties compared to planar thin-film devices. While we focused primarily on metal substrates, similar structures can also be applied to affordable glass substrates.
The use of a metal foil substrate is critical for three reasons. First, it allows for the formation of cells that are conformable and thus suitable for rooftop and building-integrated applications. Second, metal foil substrates are less expensive than conventional single-crystal silicon substrates. Finally, metal foils may enable the use of roll-to-roll-type processes, creating a new paradigm in the manufacturing of crystalline silicon-based solar cells.
The results demonstrate that fabricating silicon nanowire arrays on metal substrates may be a viable method for creating solar cells. These nano-engineered devices have the potential to impact future PV technologies by providing cost-competitive modules with power conversion on par with today's bulk silicon technologies. Our next steps will focus on improving their efficiency by reducing contact resistance, minimizing shunts, optimizing geometry, and improving the p-n junction quality.
